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Modern IC foundries do not provide large analog storage capacitors. This 
limits the charge storage capacity for modern uncooled long wave infrared readout 
circuits. A long integration time in the pixel helps to extend the effective charge 
storage capacity, reduces the temporal noise, and subsequently reduces the noise 
bandwidth of the pixel. Modern infrared readout arrays that employ current 
skimming, a technique which extends the integration time, usually do so at the end of 
a row or column in the readout array. This thesis research describes an advanced 
concept of a per-pixel skimming readout approach by incorporating the skimming 
function inside the pixel. DC pedestal removal techniques such as current skimming 
allow the pixels to integrate longer by subtracting the DC bias signal. However, a low 
output conductance current sink is needed to subtract the DC pedestal. This thesis 
  
explores the use of cascode circuitry to decrease output conductance. Current 
skimming alternatives for increasing the integration time in the pixel while 
maintaining a low output conductance sink for continuously biased uncooled long 
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• Design of  long wave infrared current skimming readout circuits for DC 
pedestal removal in continuously biased uncooled bolometer focal plane 
arrays 
 
• Successfully developed and tested appropriate scaling techniques for self-
biased cascode transistors operating in the subthreshold state 
 
• Achieved greater than 8 ms integration time in one of the first reported per-
pixel current skimming readout approaches designed and intended for 
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Chapter 1: Introduction  
Motivation for DC pedestal removal  
The chief motivations for current skimming are to reduce the overall temporal 
noise (noise which varies in time) by enabling longer integration times and to enhance 
dynamic range for signals of interest. Though analyzing the temporal noise is not the 
focus of this thesis, this gives a fundamental justification for removing the DC bias 
pedestal and integrating the signal of interest. The DC bias pedestal for the uncooled 
bolometer sensor contains no useful scene information for signal processing (Appendix 
A) and must be removed, thus a low output conductance current sink (n-channel 
transistor) must be designed to subtract or skim off the DC signal.  
Furthermore, reducing the temporal noise will help improve the signal-to-noise 
ratio (maximum integrated signal divided by the temporal noise floor) in the pixel. 
Concurrently, decreasing temporal noise reduces the integrated noise bandwidth during a 
given frame time. Integration time is usually smaller in high background (long wave 
infrared) applications1 due to the finite integration capacitances and operating voltages. 
Commonly used input circuits to perform signal processing in the long wave infrared are 
called injection circuits (e.g. direct injection) as seen in Figure 1.1. Idet in Figure 1.1 
represents the injected detector (Appendix A) current through the channel of the 
Mdirect_injection transistor. Typical integration times for the direct injection circuit discussed 
for this thesis are approximately 45µs - 300µs without the current skimming function in 
                                                 
1 High backgrounds refer to a spectral region where the amount of photon flux present on the 
detector is very large. For example, the long wave infrared (8 µm – 14 µm) is considered to have 
the largest photon background concentration in the infrared spectrum. There are approximately 
1016 photons/cm2/s in the long wave IR that transmit through the atmosphere in the above 
mentioned pass-band. Most readout integration times are consequently limited by such high levels 
of photon flux, thus leading to shorter integration times by saturating the integration capacitor 
relatively quickly. 
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the pixel. Employing a current skimming sink in this thesis allows the pixel to integrate 
up to approximately 10 ms (one third of a frame time for 30 Hz operation). Goals of this 
research are to design and test approaches to implement a low output conductance current 
sink to efficiently subtract or “skim” the DC bias pedestal. The following section gives a 











Description of Direct Injection 
 Injection circuits perform current-to-voltage signal conversion (integration) 
through the channel of an active transistor onto a capacitive storage element. The gain of 
the input circuit or otherwise known as the pre-amplifier is set by the integration 
capacitor [1]. A feature of the direct injection input circuit is that it requires minimal area; 
usually a direct injection, reset, and a source follower transistor are used for biasing the 
















Figure 1.1: A direct injection pixel with a basic current sink model 
 2  
 
 The direct injection approach in this thesis is a common gate (p-channel) 
amplifier (or current buffer) whereby the input signal is sensed at the source and outputs 
the signal at the drain. The gate is connected to a voltage bias which sets a proper DC 
bias operating point [2]. An important criteria for the direct injection transistor as seen in 
Figure 1.1 is to maintain DC bias stability on the gate to minimize injection transistor 
noise as a result of fluctuations in long wave photon irradiance (causing resistive changes 
in the bolometer (Appendix A)).  The source or sense node of the direct injection 







1  path to ensure the signal is 
injected efficiently through the active channel of the direct injection transistor. Since the 
current signals of the detector have a very small magnitude (Appendix A), the injection 
transistor is biased in the subthreshold state (weak inversion) which makes the transistor 
transconductance, gm, relatively small [3]. 
Current Skimming 
Without any skimming circuitry in the pixel, the voltage for a given maximum 
change on the integration capacitor is shown in (1.1) where the DC bias detector (input) 
current is given by Idet, integration capacitor (Cint), integration time (τint), and the current 
signal of interest (∆Idet). As mentioned above, the basic pixel topology in Figure 1.1 is 
considered a current integrator which converts integrated current to a voltage signal 
across the terminals of the storage capacitor. The boxed in region is a simple small signal 







1  represents 
the inverse of the total output conductance of the current skimming device. By saturating 
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the skimming transistor’s drain, this provides a relatively low input impedance path to 
subtract the injected DC current from Mdirect_injection. In parallel with the integration 
capacitor is the reset switch (φreset). With the reset switch function, the pixel performs a 
classical ramp, sample, and transfer of signal through a voltage buffer (source follower) 
at the pixel output (voltage buffer is not shown in Figure 1.1). The signal readout for an 
integration and reset approach is essentially a destructive process, which means the signal 
charge is lost during readout (as opposed to a non-destructive readout in which the pixel 





IIV τ×∆+=∆                                  (1.1) 
Equation (1.2) includes the skimming current which is a larger fraction of the total 
current contributed by the important small signal current changes (∆Idet) in the bolometer 
(detector sensing element) related to temperature variations in the observed scene (refer 
to Appendix A for a detailed discussion on the uncooled sensing mechanism; the 
bolometer).  





IIIV skim τ×−∆+=∆                                        (1.2)                   
Equation (1.3) assumes if some fraction of the DC bias current, Idet, (ideally 100 %) is 
subtracted or skimmed off then we can integrate the current signal of interest, ∆Idet, for a 
much longer time without saturating the integration capacitor. Since a significant portion 
of the integration current is subtracted, the value of Cint can essentially be decreased (for 
subsequent future designs) without saturating it (a reduction in the value of Cint leads to 
smaller pixels). As a result, sensitivity is increased since the same integration current 
produces a larger voltage swing on a much smaller capacitance.  
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=τ                     (1.3) 
  Chapter 1 has briefly outlined the problem and justification for the DC pedestal 
removal in uncooled long wave infrared readout circuits. A broad solution was 
formulated; a low output conductance current sink is needed to skim off the DC pedestal 
in order to integrate the current signal of interest (e.g. the signal which contains relevant 
scene or signal processing information). Chapter 1 also gave a brief description of the 
preferred input readout circuit in the long wave infrared; the direct injection transistor. 
The interested reader is referred to Appendix A to gain a more detailed understanding on 
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Chapter 2: Readout System Design 
 
This chapter gives the reader a brief look at the pixel and system level readout 
electronics. The first section describes two readout methods, voltage and charge readout, 
used in today’s infrared imaging systems. The method employed in this thesis is the 
voltage mode readout using an output source follower transistor. The direct injection 
pixel is considered the optimum architecture employed in long wave infrared readout 
applications [3].  Concluding Chapter 2, we briefly discuss the differences between 
readout modes, rolling and snapshot. 
Readout Systems 
Imaging systems employ readout circuits that process and convert the scene signal 
to an electrical signal that represents the observed scene over a fixed integration period or 
frame. The primary functions of the readout are to provide pre-amplification (at the pixel 
level), gain (in the column amplifier), offset correction (the signal of each pixel is 
measured with respect to a value that represents the pixel’s response to a given reference 
input signal), multiplexing of the column outputs, and finally video amplification for the 
final image display or storage to some memory element for subsequent signal processing. 
Figure 2.1 shows an example of a typical single readout signal path from pre-
amplification to video output. The primary design driver for readout electronics is signal-
to-noise ratio. Design trade-offs include detector temperature, readout pixel area, and 
power dissipation. Other performance drivers are dynamic range, linearity, and 
operability [1]. 
 


















 Two methods of pixel readout are voltage and charge mode output. The first 
method usually converts current to voltage through integration on a capacitor and buffers 
the voltage signal with a source follower. Doping concentration of the source and drain 
diffusions as well as the substrate and oxide thicknesses determine the source follower 







⎟  determines the 
signal level transferred to the output.  The current-to-voltage conversion is performed by 
a common gate current amplifier and integration capacitor. This circuit is commonly 
referred to as direct injection readout as mentioned in Chapter 1.  
 For voltage mode output, the source follower in Figure 2.2 usually operates above 
the threshold voltage (in saturation). An immediate drawback of using a source follower 
is the body effect or back-gate effect.  The body effect causes the threshold voltage to rise 
and reduces gate overdrive, which translates to decreased source follower gain and loss of 
the integration signal. 
 
Rdet
   
Figure 2.1: Readout system electronics 




























         
 
 
 Figure 2.2: Direct injection pixel in voltage mode readout sing a p-channel source follower can eliminate this problem by connecting the 
source at the expense of increased capacitance at the output node. Also, because 
er mobility is lower in p-channel transistors compared to n-channel transistors, 
 amount of input (summed at the gate) referred noise is introduced into the 
th. A note to the reader, the column bias is not in every pixel but rather biases all 
e followers for a particular column. Not displayed in Figure 2.2 is the column 
hich passes the accumulated signal to the column integrator for amplification. 
row and column switches do not lie in the pixel.  Another method of readout is 
 in charge mode, as shown in Figure 2.3. This architecture is chosen to; 1) 
 power consumption by eliminating the source follower; 2) lower noise; and 3) 
pixel area. In charge-mode readout, when the row select switches are open and 
e integration capacitors are exposed to the column capacitance where charge 
8  
sharing occurs, thus a decreased voltage swing results; hence the voltage mode achieves a 












We have briefly discussed the system architecture and will now explain the two 
modes of the readout process, rolling and snapshot.  Rolling mode or integrate-while-
read mode is a sequential and continuous readout where the system software clocks the 
first row to be read then moves on to the next row. Simultaneously, the columns are read 
in parallel. As the clock software cycles to a new row for readout, the previous row has 
begun to integrate again. This method reads one row at a time, and integration is 
staggered over the frame for individual rows. There is usually no delay time between 
consecutive frames. In this mode, the pixels do not integrate simultaneously. Rolling 
mode is useful for short integration times and large photon irradiance conditions. 
 Snapshot mode or integrate-then-read is where all pixels integrate simultaneously 
 
Figure 2.3: Direct injection pixel in charge mode readout 
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and is then read out. Essentially, each row integrates in parallel and then is readout after 
all the pixels have integrated simultaneously. Snapshot is useful for long integration 
times with relatively low background photon irradiance conditions. Snapshot is also 
useful in obtaining the fastest pixel response since reading in this mode is not limited to 
the frame readout period as is the case in integrate-while-read or rolling mode. Usually 
the integration capacitor lies between a sample and hold-switch and a row-select switch. 
This approach holds the value until the row-select switch is high. Once integration is 
complete, the system software clocks the row select switch and the charge is transferred 
out of the pixels to the column integrators. Since snapshot mode is a simultaneous 
readout, the pixel must require a hold capacitor and more sophisticated clocking 
electronics [4]. 
In summary, this chapter has presented the fundamentals of some typical readout 
architectures.  We have shown the path from pre-amplification of the integrated signal to 
video output. This chapter described two methods of signal readout, voltage and charge 
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Chapter 3: DC pedestal removal in the Long Wave 
Infrared Region 
  
Chapter1 introduced the motivation for subtracting or “skimming” the DC 
pedestal current signal (Appendix A) and now we formally introduce three current 
skimming methods of DC pedestal removal for long wave infrared imaging pixels. 
Chapter 3 highlights include: 
• Explanation of subthreshold operation for uncooled readouts 
 
• Illustrate a MOS transistor, MOS cascode, or a self-biased cascode as DC bias 
suppression alternatives 
 
• Describe fundamental design and subthreshold operation of the self-biased 
cascode transistor 
 
• Compare output conductance of the devices to device area and geometry,  as a 
measure of predicted skimming performance using simulated and measured data 
 
These current skimming transistors operate in the subthreshold region of 
operation where channel currents are exponentially dependent on the gate voltage. The 
rationale for subthreshold operation in uncooled readout circuit design is due to the desire 
for high pixel resolution, low power dissipation which is directly related to the overall 
imaging system size (e.g. weight), and the signal magnitudes indicative of high resistive 
bolometers (Appendix A). 
A more accurate description of the current skimming and direct injection 
transistor operation region within subthreshold is that they operate in weak inversion [3]. 
In the weak inversion region, an electric field does not exist nor does an inversion layer 
in the channel. The dominant carrier transport mechanism from source to drain is 
diffusion (e.g. carrier gradient) as opposed to drift currents for above threshold operation. 
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Operating currents (depending on device geometry) are very small and only require a 
saturation voltage, Vsat,  of at least 100 mV at the drain terminal. The saturation voltage is 
the point at which the drain current becomes constant or independent of drain voltage. 
Since subthreshold operation requires so little bias and small current magnitudes, power 
dissipation is kept at a minimum. As a result, subthreshold circuit design is a very 
attractive option for applications requiring minimum power dissipation and small size 
(e.g. biologically inspired neural systems and various imaging arrays). The fundamental 
equation for subthreshold operation is seen in (3.1), 





















'                               (3.1) 
where q is the electronic unit of charge, W/L is the gate aspect ratio, (temperature and 
threshold voltage dependant) is a process scaling term, V
'o
I
g and Vs and Vd are the gate, 
source, and drain voltages with respect to the substrate potential, κ is a factor which 
corrects for the gate’s effectiveness in controlling the drain current and varies from 






 where Cox  is the gate-oxide capacitance and 
Cdep is the depletion region capacitance) , k is Boltzman’s constant, and T is the 
temperature [5]. Additional advantages for subthreshold operation include:  
• Maximum gm for a given drain current (gm/I); as a consequence subthreshold   
             operation achieves maximum intrinsic voltage gain (gm/gds) 
 
• Low power consumption 
 







kT  = 
26 mV @ T = 300 K) 
 
• Subthreshold operation usually gives higher Early voltages 
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Current Skimming Alternatives for DC pedestal removal 
Current skimming in this thesis is implemented by a current sink (n-channel 
device). Maintaining a constant current2 sink requires very low output conductance in the 
channel. This chapter explores three different approaches for designing a low output 
conductance current sink. Advantages and disadvantages are explained for the different 
approaches with results from simulated and measured data. A recurring theme in Chapter 
3 is the motivation to increase the Early3 voltage by increasing the transistors channel 
length. In subthreshold, the saturation region can have some finite slope in output current. 
The Early voltage (VE) is considered (to first order) inversely proportional to a 




Ig ≈                                          (3.1) 
The measured data in this thesis takes into account various geometric sizes (this 
thesis neglects the channel length modulation parameter λ since channels are much 
greater than the minimum required design length) of potential current skimmers and 
different bias points to gain an intuitive sense of device operation. To make a comparison 
to the measured data, simulated data in this thesis was performed using the PSPICE 
circuit simulator while implementing the BSIM3v3 MOSFET model [8]. Device and 
pixel layout was created using a set of scalable process-independent CMOS design rules 
implementing a +5 volt (3 metal layers and 2 poly-silicon layers) AMI 0.5 µm CMOS 
                                                 
2 I-V output characteristics which have negligible slope or appear to be flat with the transistor 
drain-to-source voltage. The point at which the drain current is independent of drain voltage 
3 Jim Early discovered modulation effects in bipolar conductance [6] as a result of reduced length 
in the neutral base region. This mimics the effect of channel length modulation in above and 
below threshold MOSFET’s where the channel is “pinched-off” at the drain end and effectively 
decreases Leff ; an increase in Vds causes an increase in the drain current 
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process [9]. We begin the operational description of the current sinks presenting the 
single MOS transistor as the first current skimming approach. 
MOS transistor 
The first circuit approach is the MOS transistor current skimmer. Figure 3.1 
illustrates a single n-channel transistor current skimmer, Mskim, connected in a common 
gate amplifier configuration. The common gate amplifier is also referred to as a current 
buffer with a current gain from source to drain of approximately unity. Mskim attempts to 
subtract the injected bias current set up by the direct injection sense node (source), the 
direct injection threshold voltage, the direct injection gate voltage, and the supply [1]. 












The placement of the direct injection transistor is such that it isolates the detector 













Figure 3.1: Direct injection pixel in a MOS transistor current skimming 
       configuration 
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onto the capacitor. A greater signal swing results from placing the direct injection 
transistor between the detector and integration capacitor without influencing the detector 
gain [10]. One of the serious drawbacks of the configuration in Figure 3.1 is that the 
drain-to-source voltage on the skimming transistor varies with the voltage on the 
integration capacitor. An increase in Vds in Mskim causes an increase in Ids during 
integration, leading to a non-flat current skimming response [10]. This phenomenon is 
caused by the Early effect [6] mentioned in footnote 3. The Early effect manifests itself 
through channel length modulation, which can, in the case of the MOS transistor current 
skimmer, cause the effective channel to shorten while resulting in higher drain currents at 
the end of the integration [4, 8]. The Early voltage can also be described as the intercept 
of the tangent to the drain current curve with respect to the negative pseudo-current (does 
not physically exist) axis. The Early voltage is proportional to the drain voltage and 
channel length. Essentially in subthreshold saturation, the drain concentration of carriers 
is approximately zero; hence no carriers are injected into the drain from the drain end of 
the MOSFET.  
Higher drain currents may cause the integration capacitor to saturate sooner than 
expected during a given frame. Figures 3.2 shows simulated MOS output I-V 
characteristics (using a BSIM3v3 MOSFET model) saturating at equal currents of 16.6 
nA and a saturation voltage of 204 mV. Note, as the channel length is increased the slope 
of the curves decrease; the curves become more flat. Very long channels would have to 
be employed in the current skimmer to obtain the desired low output conductance levels 
at the expense of increased device area (a precious commodity in infrared imaging pixel 
design).  














Figure 3.3 illustrates measured data from test chip IRCHIP2 (MOSIS run ID 
T44L; Appendix C) where MOS transistors are saturating at equal currents and measured 
at equal saturation voltages of 204 mV. Their drawn widths are fixed at 5.1 µm and the 
lengths range from 4.95 µm to 37.5 µm. Again, notice the I-V characteristics have some 
slope in the output current as Vds increases. This dependence in the current output on 
drain voltage is a result of the transistor’s non-infinite output resistance for increasing 
Vds.  The experimental data appears to have less output conductance than the model 
would indicate from Figure 3.2. Nonetheless, there still is some significant output 
conductance from Figure 3.3. Relatively high output conductance from a MOS transistor 
for current skimming applications in uncooled infrared pixels places the design in a 
Single MOS transistor current skimmer















Ids @ W/L = 5.1/4.95
Ids @ W/L = 5.1/9.9
Ids @ W/L = 5.1/15.6
Ids @ W/L = 5.1/19.5
Ids @ W/L = 5.1/27
Ids @ W/L = 5.1/37.5
 
 
Figure 3.2: Simulated BSIM3v3 MOS model I-V data for MOS transistor at Isat  
        equal to 16.6 nA with a Vsat = 204 mV 
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suboptimal situation (e.g. the capacitor will integrate less charge within a given frame 















































































       Figure 3.3: Measured I-V data for MOS transistor at Isat = 16.6 nA with a Vsat = 
    204mV   
Figure 3.4 illustrates the output conductance (fixed width and increasing length) 
pared to channel lengths. As seen in Table 3.1, increasing the transistor length 
ases the Early voltage which further reduces output conductance (refer to 3.2).Table 
isplays transistor area versus output conductance and Table 3.2 compares gate 
ge levels. None of the simulated gate voltages were below a threshold voltage. 
re 3.4 illustrates a discrepancy between the measured data and the model for 
hreshold operation.  
 








































Figure 3.4:  Measured and simulated output conductance versus channel 





(W/L) gds_measured (A/V) gds_simulation(A/V) 
25.5 FET1 = 5.1u/4.95u 4.90E-10 9.54E-10 
50.49 FET2 = 5.1u/9.9u 3.78E-10 6.89E-10 
79.56 FET3 = 5.1u/15.6u 2.94E-10 5.38E-10 
99.45 FET4 = 5.1u/19.5u 2.61E-10 4.73E-10 
137.7 FET5 = 5.1u/27u 2.64E-10 3.92E-10 
191.25 FET6 = 5.1u/37.5u 2.60E-10 3.86E-10 
Table 3.1:  Measured at the onset of saturation for Ids = 16.6 nA and Vsat = 204 mV 
 
Measured gate voltage (mV) Simulated gate voltage (mV)
576.0  725.2  
593.2  754.4 
612.0  773.8 
624.3  783.3 
639.0 797.4 
655.6  812.2 
                     Table 3.2:  Vgs at the onset of saturation for Ids = 16.6 nA and Vsat = 204 mV 
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Figure 3.5 shows a direct injection pixel with a simplified small signal circuit 


























Figure 3.5: Circuit schematic and basic small signal model for current  
         skimming 
 
In order to provide the highest efficiency of skimming, gtot (total output 
conductance) must theoretically approach zero (infinite output resistance). Figure 3.6 
shows that by theoretically decreasing the output conductance further within the range of 
the desired integrated voltage signal, the slope of the output characteristics becomes more 
linear. At the right of Figure 3.6 are the corresponding output conductances. 
By substituting different values for the small signal output resistance (the inverse 
of output conductance), Figure 3.5 is able to show the reader that in order to effectively 
remove the DC bias pedestal, the current skimmer must have a very low output 
conductance to minimize the slope of the output current (in saturation) as seen in Figure 
3.2 and 3.3. If output conductance is high, the skimming drain current becomes 
dependent on changes in the drain to source voltage of the MOS transistor current 
 19  
 
skimmer and voltage changes on the integration capacitor. The relatively high output 
conductance for MOS transistor leaves much doubt to the efficiency of this device’s 
ability to extend the integration time efficiently. According to Figure 3.6, using a MOS 
transistor as a current skimming option can effectively increase integration times up to 2 
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Figure 3.6: Affect on integration node signal as a function of MOS  
        transistor output conductance and small signal output 
        resistance 
MOS cascode 
A second circuit-approach of current skimming uses a cascoded MOS transistor 
current sink shown in Figure 3.7. The cascode is a series connection of a common source 
(Minput) amplifier and a common gate amplifier (Mcascode). The purpose of the cascoding is 
to decrease the output conductance further compared to that of the MOS transistor.  
Reduction in output conductance is caused by adding a transistor connected in series 
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which effectively increases the overall channel length of the configuration. The output 
conductance in a MOS cascode, due to an effectively longer channel, affects a smaller 
proportion of the overall channel length than with a MOS transistor. Another parameter is 
also introduced at the expense of an additional bias wire (Vcascode in Figure 3.7). This 
configuration is very effective in obtaining low output conductance and the dimensions 
can be made relatively small. The common source amplifier, Minput, performs voltage-to-





 and the common gate amplifier, Mcascode, performs 





[11]. Mcascode is considered a common gate 
configuration because Vcascode is at a constant, fixed voltage (known as a fixed biased 
cascode) [11]. Minput essentially biases the current while Mcascode acts as output resistance 

















Figure 3.7: Direct injection pixel with MOS cascode skimming 
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An immediate disadvantage for this configuration is the saturation voltage 
required to keep both Minput and Mcascode in saturation. For example, in subthreshold, 
saturation voltage Vsat for a MOS transistor requires approximately 100 mV. However, 
Vinput may swing between a Vmin and Vmax voltage value in order to adjust for various 
current skimming levels. As a consequence, Vcascode-VdMinput also varies between Vmin and 
Vmax. In order to ensure Minput is saturated, VdMinput must be larger than Vsat. From this 
fact, Vcascode must be larger than Vsat+Vmax. For example, if Vcas=Vsat+Vmax, then when 
Vmin occurs at the gate of Mskim, Vcascode= VdMinput+Vmin. The output voltage of the 
cascode configuration must be greater than Vsat+ VdMinput. Therefore, the output voltage to 
ensure that both Minput and Mcascode remain in saturation is 2Vsat+Vmax-Vmin [11].  Figure 































Ids @ Mc = 10u/3u & Minput = 16u/3u
Ids @  Mc = 10u/3u & Minput = 10u/3u
Ids @ Mc = 20u/3u & Minput = 20u/3u
Ids @ Mc = 25u/3u & Minput = 25u/3u
Figure 3.8: Simulated I-V data for the MOS cascode at Isat = 16.6 nA with a 
        Vsat = 204 mV 
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While keeping the lengths equal and forcing both cascode and input transistors into 
subthreshold, the widths had to be made very wide. Figure 3.9 takes the data from Figure 
3.8 and plots the output conductance versus MOS cascode area for increasing widths and 
a fixed length. 
 
 


























Figure 3.9: Simulated output conductance of MOS cascode transistor Isat = 16.6 












The widths must be increased to maintain equal saturation currents of 16.6 nA and 
saturation voltages of 204 mV for a fixed length while operating in the subthreshold state 
(implies a gate-to-source voltage much less than a threshold for both Mcascode and Minput). 
However, to maintain equal saturation currents and voltages while keeping the widths 
fixed and increasing the channel lengths requires an increase in gate-to-source voltage 
which causes above threshold operation. The MOS cascode operating above a threshold 
voltage is an undesirable condition for this current skimming application. 
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Self-biased cascode transistor 
Instead of two separate bias lines as seen in the MOS cascode configuration, 
another way to reduce the output conductance in subthreshold operation is to have the 
gates connected to a common bias line and employ a unusual transistor aspect ratio; 
Mcascode is much larger than the width to length ratio of Mskim for purposes of saturating 
Mcascode in weak inversion. The self-biased cascode transistor consists of two common-
gate transistors in series [12]. The transistor with the shorter length is the cascoded 
transistor. The transistor with the longer length is the bias or skimming transistor. 
As a result of the aforementioned width to length ratio requirements and operating 
in the subthreshold state, the gate and threshold voltage of Mcascode is less than Mskim. The 
design of the self-biased cascode is such that Vsat (drain saturation voltage) of Mskim is 
approximately 100 mV.  Therefore, the gate voltage of Mcascode is the difference between 

























Figure 3.10: Direct injection pixel with the self-biased cascode skimming 
         skimming configuration 
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The self-biased cascode has the added advantage over the MOS cascode 
configuration of only requiring 2Vsat to keep Mcascode and Mskim in saturation (the self-
biased cascode saturates earlier [11] than either the MOS cascode or MOS transistor). A 
disadvantage of the self-biased cascode is that it requires additional area to achieve 
similar output conductance levels as the MOS cascode configuration. However, since 
both the MOS cascode and self-biased cascode transistors effectively operate with 
different threshold voltages between Mcascode and Mskim (Minput), it is worth while to 
mention the availability of a multiple threshold voltage standard CMOS process4.  
The first reports of this unusual subthreshold state device originated in the early 
1990’s from NASA’s Jet Propulsion Laboratory and has been analyzed and verified by 
the Swiss Federal Institute of Technology’s Eric A Vittoz [14].  














Figure 3.11: Self-Biased Cascode Composite Transistor 
 
 
                                                 
4With the availability of a multiple threshold voltage processes at STmicroelectronics 
(http://www.st.com) and Peregrine (SOS) (http://www.peregrine-semi.com/), a self-biased cascode 
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This unique structure in Figure 3.11 known as a self-biased cascoded transistor 
[12] is connected through n+ diffusion between the source of Mcascode and the drain of 
Mskim. The intended original purpose of this device was to provide a lower output 
conductance source while reducing the Early voltage [15] compared to that of a MOS 
transistor or MOS cascode. Since then, the self-biased cascode transistor has gained 
attention for its high performance as an efficient low output conductance device 
implemented in low voltage system design.   
Compactness is ultimately limited by the minimum poly-to-poly distance rule for 
the cascode and skimming transistor gates as illustrated in Figure 3.12. Explanation for 
eliminating the contacts between the source of the cascode and drain of the skim 
transistor provides a more compact design by decreasing device area and reducing 
junction capacitance as illustrated in Figure 3.12 [2]. Having contact connections on the 













       
Connective Diffusion
Active Contact
Spacing limited by minimum poly 
distance rule
• Since middle junction is not connected to any node it does not need a contact  
window
• Self-biased cascode and cascode designs benefit in decreased area and junction 
capacitance
Spacing limited by N+-to-contact distance 
rule
Motivations for Eliminating the Contacts 
 
 
Figure 3.12: Motivations for eliminating the contacts in the self-biased cascode 
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Figure 3.13 shows simulated data of the self-biased cascode transistor. The blue 
data curve exhibits high output conductance and proves the necessity of Mcascode to have a 
larger width to length ratio than Mskim. As the length of Mskim increases, the output 
conductance reduces as seen by Figure 3.13.  We can compare relative results from the 































Mc = 4.95u/4.95u, Mb = 4.95u/4.95u
Mc = 13.05u/4.95u, Mb = 4.95u/9.9u
Mc = 13.05u/4.95u, Mb = 4.95u/15.6u
Mc = 13.05u/4.95u, Mb = 4.95u/19.5u
Mc = 13.05u/4.95u, Mb = 4.95u/27u
Mc = 13.05u/4.95u, Mb = 4.95u/37.5u
 
 
Figure 3.13: Simulated I-V data for the self-biased cascode  at Isat = 16.6 nA with a  
          Vsat = 204 mV 
 
Both Figures 3.13 and 3.14 illustrate an equal saturation current of 16.6 nA of the 
self-biased cascode at a saturation voltage of 204 mV (albeit at different Vgs due to 
differences between the simulation model and measured data). The simulated data has the 
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I-V output characteristics predominately flat for the entire range of Vds. The actual results 
exhibit some slope toward the power supply rail Vdd. Ironically, the slope increase at 
approximately 4.5 V appears for all the data curves. A possible reason for this might be 
the self-biased cascode transitioning from subthreshold to above threshold operation. The 
threshold voltage used in simulation was approximately 670 mV (for an n-channel 
device) and the actual extracted threshold voltage reported from the foundry was 611 mV 
(see Appendix C). Nonetheless, the output characteristics in both simulation and 
experimentally recorded data both display virtually flat curves for a majority of the Vds 
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SCFET1  = 13.05u/4.95u  M b = 4.95u /4.95u
SCFET2  = 13.05u/4.95u  M b = 4.95u /9.9u
SCFET3  = 13.05u/4.95u  M b = 4.95u /15.6u
SCFET4  = 13.05u/4.95u  M b = 4.95u /19.5u
SCFET5  = 13.05u/4.95u  M b = 4.95u /27u
SCFET6  = 13.05u/4.95u  M b = 4.95u /37.5u
Figure 3.14: Measured I-V data for self-biased cascode at Idsat = 16.6 nA and  
          Vsat = 204 mV 
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Table 3.3 shows that for fixed cascode geometry and bias transistor width, 
increasing bias transistor length decreases the total output conductance as long as 
subthreshold operation is maintained.  
Area (um2) Self-biased cascode dimensions gds_measured (A/V) gds_simulated (A/V)
89.1 SCFET1  = 13.05u/4.95u Mb = 4.95u/4.95u 2.6089E-10 5.02E-10 
113.6025 SCFET1  = 13.05u/4.95u Mb = 4.95u/9.9u 2.4000E-10 9.94E-11 
141.8175 SCFET1  = 13.05u/4.95u Mb = 4.95u/15.6u 2.4097E-10 8.93E-11 
161.1225 SCFET1  = 13.05u/4.95u Mb = 4.95u/19.5u 2.2201E-10 8.89E-11 
198.2475 SCFET1  = 13.05u/4.95u Mb = 4.95u/27u 2.2504E-10 9.04E-11 
250.2225 SCFET1  = 13.05u/4.95u Mb = 4.95u/37.5u 2.3000E-10 9.32E-11 
 
Table 3.3: Self-biased cascode area compared to measured and simulated output  
               conductance at Isat = 16.6 nA and Vsat = 204 mV 
 
 To first order, Early voltage is proportional to length of transistor [5, 7, and 11]. 
For widths and lengths of transistors in this thesis, transistors are likely to have Early 
voltages in the range of 34-100 V for n-channel transistors and 50-100 V for p-channel 
transistors [16]. 
Mcascode performs the same function as in a conventional cascode structure; it acts 
as a shield [2, 13] from the time dependent integration node, while Mskim sets the bias 
current in the self-biased cascode. The total output conductance from a single transistor to 
the self-biased cascode is reduced by the common gate gain of the cascode shown in 
(3.3). 




gA =                                            (3.3)  
Since output resistance is inversely proportional to output conductance, the 









L , normalized to a unity bias transistor 
geometry shows a saturated output resistance at a length ratio of approximately 6:1[13].  
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Figure 3.15 displays output conductance versus device area. The output 
conductance decreases with increasing device area. Because this increasing tail appears in 
subsequent graphs it is again worth while to mention to the reader that the increasing gate 
voltages to obtain equal saturation currents may be causing the bias transistor to slip out 
of subthreshold for reasons of simulated versus reported threshold voltages (Appendix 
C).  But interestingly enough, the increasing slope does not appear until at least Vds = 4 V 
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 Figure 3.15: Measured and simulated output conductance versus area  
          for the self-biased cascode at Isat = 16.6 nA and Vsat =  
          204 mV 
 
Comparing Figure 3.14 to the simulation data in Figure 3.13 emphasizes the point of 
increasing the cascode-to-bias transistor length ratio as seen in Figure 3.16. The essential 
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goal is to reduce the gds of Mskim (seen in (3.3) by making the transistor length longer so 
that the output conductance affects a smaller proportion of the overall channel length. 
 





























    Figure 3.16: Measured and simulated output conductance for the self-biased  























Figure 3.17 takes another vantage point of showing the decreasing output conductance 
versus the increasing aspect ratio of the Mcascode to Mskim.  
 For a moment, let us assume that the length and width of Mcascode and Mskim are 
equal. If we make the width of Mcascode sufficiently larger while increasing the length of 
Mskim, proportionately we will need a correspondingly less amount of bias voltage on the 
gate of Mcascode. Setting the width of the skimming transistor to minimum geometry 
causes in an increase in threshold voltage with respect to the threshold voltage of the 
 31  
 
cascode transistor. This is caused by the narrow-channel effect on the skimming 
transistor [16]. Essentially, the threshold voltage increases due to fringing field lines from 
the gate terminating on charges outside the effective channel [8]. This is the rationale for 
biasing the cascode transistor in subthreshold while acting as a shield to Mskim. 
Furthermore, the threshold voltages between Mcascode and Mbias are different as result of 
their aspect ratios. The inability to indirectly control the two threshold voltages is a 
disadvantage. Earlier in this section we mentioned a possible solution of being able to 
have a device with two distinct threshold voltages using a multiple threshold voltage 
CMOS process. If this is the case, then the need for the unique aspect ratios would not 































 Figure 3.17: Measured and simulated output conductance for the self-biased  
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The following guidelines highlight some self-biased cascode design rules. 
 
Self-biased cascode scaling and biasing rules: 
 
• Cascode transistor must have a large width 
 
• Cascode transistor must remain in weak inversion (The bias or skim 
transistor’s drain potential must be ≈ 100 mV. The drop at this node is 
seen across the gate of the cascode transistor which determines the 

























• Use minimum bias transistor width (when possible) 
 
































Aspect Ratio Rule is 
Satisfied but Lbias 



































Figure 3.18 shows the application of scaling rules for self-biased cascode 
transistors. Depending on the requirements, the design should employ minimum 
geometry when possible. The motivation for having unique aspect ratios for the self-
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biased cascode is to force the cascode transistor to operate in weak inversion (e.g. having 
a large width and lower threshold voltage) with the bottom bias transistor operating in 
weak-to-moderate inversion[12, 13]. By driving the cascode into weak inversion with a 
large width and a weak-to-moderately inverted long skimming transistor, Iskim is not 
dependent on Vds or the range of Early voltages. [15]. The interested reader is referred to 
[8, 16] for a comprehensive resource on MOSFET modeling in the subthreshold region. 
Table 3.4 gives the reader a comparison analysis of the proposed current skimming 
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a multiple 
threshold voltage 
process to gain 
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MOS cascode 
 
- use floating gate 
technology 
 
Table 3.4: Subthreshold current skimming device comparison 
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s) self-biased cascode = (Mc = 13.05u/4.95u, Mb = 4.95u/15.6u)
MOS cascode (Mc = 25u/3u & Minput = 25u/3u)
MOS transistor = (5.1u/27u)
 













Figure 3.19 illustrates the saturation points for the three different skimming 
devices.  It is apparent that the MOS transistor has a higher output conductance and never 
stabilizes over the range of integrated Vds. To have the MOS cascode operate efficiently 
in subthreshold, both transistors (from simulation) must be made relatively wide so that 
the threshold voltage is effectively reduced (gate voltage is distributed proportionately 
less over a wider region). Ironically for the MOS cascode, if we invert the W/L of Minput 
(Figure 3.8) and connect the two transistor gates we essentially form a self-biased 
cascode. In general, the self-biased cascode drain will saturate quicker than the MOS 
cascode’s drain [11]. As power supplies reduce (with modest decreases in threshold 
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voltages), the MOS cascode is suboptimal in subthreshold as opposed to optimal 
operation for the self-biased cascode for subthrehsold operation. 
In conclusion, Chapter 3’s main objective was to present three different current 
skimming approaches that attempted to remove the DC pedestal from the uncooled 
infrared pixel. Table 3.4 summarizes the various aspects with recommendations on 
improving the performance of the current skimming device or suggests an alternative 
technology. Table 3.4 mentions the use of a multiple threshold voltage process (refer to 
footnote 4) and a floating gate technology. These two alternatives are not the focus of this 
thesis however it is noteworthy to mention that these solutions justify the significance for 
a self-biased cascode structure (over a MOS cascode) used for current skimming 
applications in uncooled infrared imaging. A multiple threshold voltage or floating gate 
process can accommodate a self-biased cascode structure with decreased area (as seen in 
the MOS cascode), a common gate line, and ultra-low output conductance.  
At this point, it is important to clarify to the reader that a per-pixel skimming 
approach has not been implemented (to date) in a continuous bias uncooled infrared 
imaging array. Chapter 4 discusses experimental data recorded from two test chips that 
were designed for this thesis research. Much of the transistor I-V and output conductance 
data that was seen throughout Chapter 3 was designed on IRCHIP2 using models in 
Appendix C. The subsequent chip, IRCHIP1, contained a prototype design of a direct 
injection pixel incorporated with the current skimming function. Since uncooled 
bolometer detectors are not readily available to academia (nor very cheap), a fixed metal 
film resistor was substituted in the detector’s place to set a pseudo-detector current. As a 
consequence of no infrared detector present, no actual infrared signal could be measured. 
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Therefore, the experiment aimed to test the DC operation of the pixel to prove the 
concept of current skimming. The reader should not get confused between the proof 
of concept used here in this thesis using DC bias operation as a test and current 
skimming which aims to remove the DC bias. The fundamental concern was to 
demonstrate and design current sinks with very low output conductance which will 


















 37  
 
Chapter 4:  Experimental Results and Discussion 
 
Chapter 4 will describe the experimental results from two chip designs, IRCHIP1 
and IRCHIP2 using MOSFET model data seen in Appendix C. The test circuits were 
simulated and designed with software from Cadence (http://www.cadence.com/) while 
the layout and verification were performed with L-Edit Pro-9TM (Tanner Research 
Corporation; http://www.tanner.com/) and LVS respectively. Upon successful layout 
versus schematic, the design was sent to the MOSIS foundry for fabrication5. The chip 
was designed using the 5 volt AMI 0.5um (C5N family) process. The die area was 1.5 
mm2 and included 40 pads for pin-out. All waveforms were acquired with a Tektronix 
TDS-3052B 2-channel digital oscilloscope. To power particular input pads, the Agilent 
E3610A DC Power supply was used in the experiments. All calculations in this thesis 
were based on the drawn widths and lengths. For example, measurements for output 
conductance versus area were done so with the drawn widths and lengths.  The area 
measurements refer to the device’s surface area (e.g. Ldrawn x Wdrawn). In the case of the 
MOS cascode and self-biased cascode, the two drawn surface areas were added from both 
the cascode and bias or input (bottom) transistors. Data was saved in MS Excel format 
(http://www.microsoft.com/) and plotted in the figures throughout this thesis.  No error 
analysis was performed on the measurements made in this thesis research therefore no 
error bars appeared in the acquired data. We begin by describing IRCHIP1. Figure 4.1 
illustrates a schematic of the test setup.  
 
                                                 
5 http://www.mosis.org
 
































Figure 4.1: System setup configuration 
 
IRCHIP1 
Chip Description & Function 
The goal of IRCHIP1 was to demonstrate, through DC operation, long integration 
times by implementing a current skimming device. The principle behind continuous bias 
operation is that there are small resistance changes around a known DC bias point 
(Appendix A).  Since a bolometer detector could not be acquired, a fixed metal film 
resistor was used as a replacement. Because only the DC operation of the current 
skimming pixel was being tested, the use of a fixed known input detector resistance was 
appropriate. By measuring the voltage drop across both known input detector resistance 
and the reference current resistance, both the input detector and reference current could 
be experimentally determined.  
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An off-chip resistor connected to Vdd generated a reference current that was 
subsequently buffered through a common gate amplifier (current buffer). This p-channel 
current buffer was geometrically identical to the direct injection transistor for the purpose 
of matching and establishing equal injection and skimming currents. The buffered current 
was injected to a linear array of self-biased cascode current mirrors which in turn created 
an equal copy of current to the self-biased cascode in the pixel. Gate voltage adjustments 
on the current buffer allowed the reference current to be modulated as well as the copied 
version to the self-biased cascode skimmer in the pixel. This modulation was the 
controlling mechanism of the skimming current. The user could either increase the 
skimming current or decrease the skimming current.  
Furthermore, by dividing the known reference current from the number of current 
mirrors, the actual skimming current could be experimentally determined with reasonable 
accuracy. Pixel reset timing was controlled by an external Labview program from 
National Instruments (http://www.ni.com/labview/) and a National Instruments digital-to-
analog converter card which pulsed the gate of the reset transistor. Pixel output was taken 
at the source follower (voltage buffer) output pad and viewed on the digital oscilloscope. 
Figure 4.2 shows the layout of IRCHIP1. The upper right corner Figure 4.2 is 
magnified in Figure 4.3, which shows the biasing setup of a test pixel explained above.   
Since the input current to the pixel is constant, this setup makes it easier to just 
manipulate one variable, the skimming current. The integrated DC current charges the 
capacitor in the pixel to a particular voltage level (current-to-voltage conversion) and 
then is subsequently buffered out by a source follower. The implementation of a reset 
transistor allows the signal shaping function in the form of a ramp, sample, and dump of 
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the integrated DC charge. For example, the DC signal charges for a period of time 
(ramping of signal), the reset goes high (sampled to output), and then the switch closes 
(signal is dumped to ground). Essentially, this pixel employs a destructive readout 
sequence. The signal is sampled for a brief period of time and then is destroyed by being 
routed to ground only to repeat itself once again through the pixel reset clock. 
To obtain the best sensitivity and matching for copying currents, designs should 
employ the maximum number of current mirrors [9, 15]. In Figure 5.3, we see 17 parallel 
self-biased cascode current mirrors. As a note to the reader, a common centroid layout of 
current mirrors (Appendix B) would have provided better matching and sensitivity than a 
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Linear Current Mirror 
CMP fillers 
Pixel Iref 
Source Follower Current Bias 
Figure 4.3: Enlarged pixel section and associated circuitry 
 
Figure 4.4 shows an improved design over Figure 4.3 by implementing a common 
centroid layout which minimizes drain current mismatch and increases sensitivity of the 
copied current to be skimmed off in the pixel. The edges of the Figure 4.4 employ 
dummy self-biased cascode current mirrors, which were electrically disconnected. Their 
function was to eliminate any edge effects from improper or anisotropic etching [19]. The 
current mirror array consisted of 61 current mirrors with the skimmer geometrically 
located in the center to provide an equidistant path for current division.  
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Figure 4.5 shows a layout prototype of a long wave infrared pixel with current 
skimming capability in the pixel. The prototype pixel height and width measured 
approximately 57 µm x 54 µm respectfully.  
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212 µs Set 
integration 
time 
20 nA 79 nA 4.66 nA 15.34 nA 23% 2.4 V 
212 µs Increase 
skimming 
to 78.5 % 
20 nA 267 nA 15.7 nA 4.3 nA 78.5% 680 mV 
212 µs Increase 
skimming 
to 98% 
20 nA 335 nA 19.7 nA 300 pA 98 % ≈ 100 mV 
10 ms Extend 
integration 
time 
20 nA 335 nA 19.7 nA 300 pA 98% 2.5V 
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Pixel O u tpu t (V )
 
Figure 4.6: Measured DC signal at 23% current skimming  
Figure 4.6 shows integrated DC charge in the form of voltage as seen at 
the pixel source follower output. Initially, the pixel clock was set at 212 µs as a 
reference point for demonstrating the current skimming function.  
 
























Current Skimming @  78.5%




























































































P ixel O utput (V )
 
Figure 4.7: Measured DC signal at 78.5% current skimming 
 
 
As the skimming current increases, the pixel output decreases in magnitude as 
seen in Figure 4.7. The spike in voltage seen in Figure 4.7 is due to the pixel rise and fall 
times set in the Labview pixel timing program. The jagged appearance in the signal 
output is essentially due to temporal noise from the entire system. Since noise was not a 
main focus in this thesis it is worth while to mention. In Figure 4.8, a DC signal level is 
present as a result of a voltage reference placed in the pixel.  The reference was supplied 
externally. This reference was implemented to help raise the DC signal level at the source 
follower output to prevent any subthreshold conduction. The reference was also used to 
help determine a known calibration point to examine the integrated DC background 
output signal. The DC signal for this current skimming level of 98% is approximately 
100 mV seen in Figure 4.8. A percentage of DC current (98%) is being subtracted off by 
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the self-biased cascode and the residual current integrating on the integration capacitor is 
greatly reduced for a fixed integration time of 212 µs. For this particular case, 19.7 nA is 
being skimmed off from an available 20 nA; therefore approximately 300 pA is 
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Figure 4.9 illustrates the fundamental goal of this thesis research, to be able to skim off 
the DC pedestal and to increase the integration times. Though this seems like a simple 
test of current nodal analysis, this example fundamentally tests output conductance levels 
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Figure 4.9: Measured DC signal after integration time increase while current 
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 IRCHIP2 
Chip Description & Function 
Figure 4.10 shows IRCHIP2, which consisted of MOS transistors and self-biased 
cascode transistors. The purpose of the test chip was to characterize the I-V output 
characteristics for MOS and self-biased cascode transistors, calculate the output 
conductance, and calculate the Early voltage in subthreshold [18] to first order (refer to 
3.1) by dividing the saturation current  by the measured output conductance. The Early 
voltage measurements correspond to measured saturation current, Isat, of 16.6 nA and a 
output saturation voltage, Vdsat, of 204 mV.  Early voltages were measured and compared 
to transistor length and device area as a measure of predicted output conductance 
performance for the given bias level [13]. The design goal was to study the relationship 
between increased device length, output conductance, area, and Early voltage.   
 
M O S  
t ra n s is to r s   
S e lf -b ia s e d  
c a s c o d e  
t r a n s is to r s  
Figure 4.10: IRCHIP2 test chip on MOSIS run T44L (AMI 0.5 
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Test Results 
Figure 4.11 illustrates that for relative areas, the MOS transistor area exhibits a 
higher output conductance than the self-biased cascode. To attain self-biased cascoding 
action, the minimum dimensions are shown in Table 4.2 for SCFET1.  
The channel lengths between the devices are equal. The cascode transistor acts 
like a shield [10, 12] in subthreshold for the self-biased cascode transistor. As a result, the 
bottom input transistor essentially acts as the bias transistor. Aside from the reduction in 
output conductance from the common gate gain of the cascode transistor, the channel 
length of the bias transistor is largely responsible for controlling the Early voltage and 
output conductance since it is the only variable changing [5].  Table 4.2 illustrates the 












dimensions Vgs (mV) 
2.6089E-10 SCFET1  = 13.05u/4.95u Mb = 4.95u/4.95u 578  4.93E-10 FET1 = 5.1u/4.95u 576  
2.4000E-10 SCFET2  = 13.05u/4.95u Mb = 4.95u/9.9u 603 3.78E-10    FET2 = 5.1u/9.9u 593  
2.4097E-10 SCFET3  = 13.05u/4.95u Mb = 4.95u/15.6u 620 2.95E-10 FET3 = 5.1u/15.6u 612  
2.2201E-10 SCFET4  = 13.05u/4.95u Mb = 4.95u/19.5u 630 2.61E-10 FET4 = 5.1u/19.5u 624  
2.2504E-10 SCFET5  = 13.05u/4.95u Mb = 4.95u/27u 645 2.64E-10    FET5 = 5.1u/27u 639  
2.3000E-10 SCFET6  = 13.05u/4.95u Mb = 4.95u/37.5u 656 2.60E-10    FET6 = 5.1u/37.5u 656  
 
Table 4.2: Gate bias levels required  for  Isat = 16.6 nA and Vsat = 204 mV while increasing  
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Figure 4.11: Measured device output conductance versus area at Isat 16.6 















An explanation for the slight increase in output conductance in Table 4.2 and seen 
through the graphs in this thesis, is the device’s gradual transitioning from subthreshold 
to above threshold operation. As device lengths are increased for both the MOS transistor 
and bias transistor (self-biased cascode) the required gate voltage must be increased to 
obtain equal saturation currents. The threshold voltage used in the model was 
approximately 670 mV. The threshold voltage reported from the parametric results from 
the test chip was approximately 611 mV. Therefore, it is no wonder why we see an 
increase in output conductance from Table 4.2. Though the experimental data supports 
the goals of this thesis, a slightly lower saturation current would eliminate this apparent 
 51  
 
increase output conductance for the larger devices. In retrospect, an experiment to 
determine the actual threshold voltages would prove beneficial to know where to set the 
proper bias points. 
  The values for Early voltage in subthreshold (refer to 3.1) were experimentally 
determined to first order [5]. Table 4.3 summarizes the Early voltages at a measured 
saturation current of 16.6 nA and drain saturation voltage of 204 mV along with the 
output conductance compared to the device area. Figure 4.12 shows the increase in Early 
voltage with device area. 
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2.61E-10 5.02E-10 89.1 63.63 4.93E-10 9.54E-10 26.01 33.88 
2.36E-10 9.94E-11 113.6025 70.34 3.78E-10 6.89E-10 50.49 43.96 
2.36E-10 8.93E-11 141.8175 70.34 2.95E-10 5.38E-10 79.56 56.31 
2.22E-10 8.89E-11 161.1225 74.77 2.61E-10 4.73E-10 99.45 63.53 
2.25E-10 9.04E-11 198.2475 73.76 2.64E-10 3.92E-10 137.7 62.88 
2.30E-10 9.32E-11 250.2225 72.17 2.60E-10 3.86E-10 191.25 63.88 
 













































Self-Biased Cascode Transistor Early Voltage
Single Transistor Early Voltage
 























IC Test Chip Design Chip Feature Function  Test Result 
IRCHIP1 (MOSIS 
run T3AJ) 
54 µm x 57 µm 
prototype direct 
injection pixel with 
associated bias 
circuitry 
DC bias pedestal 
removal employing 
the function of 
current skimming 
Achieved integration 
times from 50 µs to 10 
ms. The long 
integration time goal 
was achieved.  
IRCHIP2 (MOSIS 
run T44L-BF) MOS transistor 
I-V, output 
conductance versus, 
device area, length, 
and aspect ratios 
Determined that the 
output conductance 
was too high for DC 
bias pedestal removal 








device area, length, 
and aspect ratios 
Achieved lower output 
conductance over the 
MOS transistor 
skimmer and virtually 
eliminated the Early 
effect. 
 








Uncooled Thermal Imaging  
Background 
Minimizing power consumption with reduced size and weight, uncooled (requires 
no cooling stage) thermal imaging systems offer a new technological advantage with 
equal performance to current state of the art cooled thermal imaging systems. Cooled 
systems are much heavier and require cooling apparatus (usually to 77 K) to keep the 
power consumption to reasonable levels while maintaining high performance thermal 
imaging. Feeling heat waves emanating from hot objects without seeing any visible light 
gave clues to early scientists that light is a form of radiation and exists beyond our eye’s 
response range. These heat waves emanating from a recently extinguished fire, a hot 
plate, or molten iron ore indicated the emissive nature of “invisible” (infrared) light [20]. 
Visible images are a result of an external radiation source (e.g. sun light), which varies in 
reflectivity across a given scene. For example, the visible “green light” has a wavelength 
of 510 nm (which is also approximately the peak emission wavelength of the sun). Some 
tree leaves appear green because the tree leaves absorb all of the other colors in the 
visible spectrum except green; the 510 nm green wavelength is reflected. In contrast, 
thermal images (heat) are formed by the variance in the quantity of passively emitted 
radiation from objects [20]. The laws of thermodynamics state that all material bodies 
spontaneously absorb and radiate electromagnetic radiation. Uncooled detectors operate 
by converting absorbed infrared photons into heat which in turn exhibits a change in 
some measurable property that coincides with a change in temperature of the sensitive 
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element [21]. Uncooled detectors in this thesis integrate wavelengths from 8 µm – 14 µm, 
which is considered the long wave infrared region. Terrestrial objects with temperatures 
typically at 300 K have peak long wave infrared photon absorption at approximately 10 
µm. Since the peak photon absorption level (for the long wave region) occurs at a 
wavelength of 10 µm in the infrared spectrum (approximately .7 µm to 30 µm) and the 
integrated photon radiation over the long wave infrared region is approximately one third 
of the total infrared spectrum, it is apparent why the long wave infrared region is 
preferred for target identification and recognition. Since most of the terrestrial objects in 
the scene tend to have the same background temperature, the difference in photon 
emission by the various objects is quite small, often less than 1 % [21]. The low contrast 
infrared scene therefore requires extremely sensitive detectors. 
Military and Commercial Developments 
Considerable research in uncooled imaging systems, including sensing materials, 
electrical readout, and system packaging, have lead to the most prominent areas of 
bolometer materials research for long wave infrared detectors. These are 1) ferroelectric 
and pyroelectric bolometry and; 2) resistive bolometry [21]. The term bolometer refers to 
an instrument for measuring minute quantities of electromagnetic radiation. A 
“bolometer detector” typically implies a resistive device. The physical behavior of the 
bolometer incorporates a temperature increase from the absorption of long wave infrared 
photons which cause a change in electrical resistance. A resistive bolometer, which is the 
detector of choice for this study, is also defined as a temperature sensitive resistor. 
Resistive bolometer analysis assumes that a temperature increase as a result of some long 
wave infrared photon absorption is small enough so that the resistance change is linear 
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with the change in temperature [22]. Figure A.1 displays bolometer material’s resistance 




     Figure A.1: Resistance of superconductive, metal, and semiconductor 










In most instances, the sensor material is comprised of a thin metal or 
semiconductor film suspended over the top surface of the readout circuitry to provide 
excellent thermal isolation and minimize thermal conductance to the surroundings.  
Thermal detector performance improves with increased thermal isolation while assuming 
also there is a reduction in thermal mass of the bolometer conducting legs [22]. The 
principal heat loss mechanism occurs through the conducting support legs. The thin film 
temperature rises when radiation is absorbed by the detector element. With a rise in 
detector temperature, the resistance either increases (if the sensing film is a metal) or 
decreases (if it is a semiconductor film). The opposite effect occurs in the absence of 
radiation; as the detector temperature decreases, the resistance of the metal film decreases 
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and the resistance of the semiconductor film increases [22]. For the remainder of this 
thesis, characterization of the CMOS readout process will focus only on the 
semiconductor resistive bolometric detector. 
Efforts began in the mid 1970’s to create (solid-state) room temperature 2-D 
imaging arrays for both military and commercial applications. In 1983 Honeywell 
reported vanadium oxide (VOx) bolometric arrays implementing solid-state 2-D readout. 
This was considered one of the first (silicon) MEMS devices (Micro-Electro-Mechanical 
System), which promised to offer a new era of low-cost monolithic uncooled imaging 
arrays. Implementing silicon micro-machining to achieve roughly a 1 µm (suspended by 
two mechanical legs) height over the substrate below, offered the highest thermal 
isolation attainable thus leading to high performance arrays [4]. Throughout the 1970’s 
and 1980’s, most of this research was classified under Department of Defense guidelines 
for the military. The US Army Night Vision Laboratory (now NVESD) and the Defense 
Advanced Research Project Agency (DARPA) saw a great advantage for developing 
potentially low-cost monolithic uncooled infrared focal plane arrays. The transition from 
bump bonding the detector array to the readout to a monolithic approach improved both 
the cost and yield of the array.  
An important consideration that allowed uncooled infrared imaging to flourish 
from the 1980’s, 1990’s, and present was the rapid improvement of silicon process 
technologies (e.g. Moore’s Law). CMOS, rather than mature bipolar readouts provided 
more cost-effective arrays with higher overall performance advantages (e.g. lower power 
consumption).  Today, advanced BiCMOS (a process which incorporates bipolar and 
CMOS devices) processes are expensive and require several additional mask steps. The 
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chief advantages for CMOS relative to standard bipolar and BiCMOS for uncooled 
applications are: 1) increased cost effectiveness; 2) greater availability; 3) higher yield; 
and 4) well defined process parameters for modeling and simulation. While the industry 
standard is currently CMOS, bipolar or BiCMOS readouts remain possible for future 
niche applications. Moore’s Law has scaled the device dimensions to sub-micron levels 
and today 1000 x 1000 (typically considered high definition imaging) arrays or greater 
are realizable. Considerable advancements in MEMS and material science have provided 
extreme precision and high performance uncooled infrared focal plane arrays. 
The following section explains in detail why and how current skimming 
implementation will enhance pixel performance. This section’s chief aim is to show the 
reader that the desired signal to be integrated is a very small fraction of the DC 
background signal and that integrating this tiny current signal (representative of the scene 
temperature change) for extended integration times, leads to an increased signal-to-noise 
ratio. 
Bolometer Operation 
The detector resistance Rdet(T) is a function of temperature. Figure A.2 illustrates 
the basic bolometer architecture which is suspended over a readout input circuit and 
provides high thermal isolation as a result. Figure A.3a shows a resistive bolometer  
biased by a constant voltage source Vd, and Figure A.3b shows a resistive bolometer 













≈ 1 µm over readout circuit 





Figure A.2: Basic architecture of a micro-bolometer which is  

































Figure A.3a: Ideal constant voltage bias                A.3b: Ideal constant current bias 
 
Vd Idet
Taking the case for no infrared radiation present, the applied bias across the 
bolometer causes the device to heat (called joule heating) up to a temperature above the 
underlying readout circuit (for example 1or more increase in K over the ≈ 300 K 
substrate) when a current flows through the structure and its conducting legs (see Figures 
A.2 and A3b). This causes an initial rise in bolometer temperature and also causes the DC 
bias power dissipation which does not contain any signal of interest. In fact, only when 
infrared radiation is present are we interested. However, this small infrared signal is 
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impressed upon a very large DC bias signal and cannot be extracted unless somehow the 
DC bias pedestal is removed. The following lays the fundamentals behind extracting the 
small infrared signal from a large DC bias pedestal. 
 From Figure A.3b the potential drop across the bolometer is )(detdet TRIVd ×= . 
The first order change in detector voltage due to a small change in bolometer temperature 
∆T is 




dR V dRV I T T V T
dT R dT















TCR). TCR gives the percentage change in re
a particular temperature T. From
oter. From Figure A.3a, the 
,  is the equation for the temperature coefficient of resistance (or 
sistance per degree change in temperature at 
 Figure A.1, the TCR is negative for the semiconductor 




I d= . A small 
first order change in bolometer current due to a tiny change in bolometer temperature 
results in (A.2). 
               detdet det2
det det
d dV V dRdI T T I Tα
⎛ ⎞





component), a fractional portion of the total DC current, 
dT R R dT⎝ ⎠
Note (A.2) is negative because of the simple derivative (quotient rule). The goal 
now is to determine the small temperature fluctuation in the bolometer, ∆T in (A.1)
(A.2), caused by a heat source (from a given scene) impressed upon the absorbing 
membrane surface (Figure A.2) of the bolometer sensor. Equation (A.2) is the ce
focus of this thesis, which represents the signal of interest aring 
detdet III tot ∆+= . We are not 
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interested in Idet and therefore would like to subtract (or skim) this component. Consider 
the heat flow equation seen in (A.3). 
The bolometer is governed by the 1st order differential heat equation seen in 
(A.3), which is a consequence of energy conservation.  We must solve (A.3) in order to 
determine  in (A.1) and (A.2) caused by a heat source from a distant scene which 
appears as a small change in temperature in the bolometer.  
T∆
                  det det det( )th mech sub s d
dTC G T T W V
dt
= − − + + I                            (A.3) 
• Gmech is the total thermal conductance due to the thin bolometer support 
legs 
• Ws is the net power absorbed by the bolometer due to radiation. In 
infrared imaging systems, the magnitude of Ws is dependent on camera 













∆ is the power 
emitted from the scene for a small change in scene temperature around 
some average background scene temperature (e.g. 300 K). 
• Tdet is the bolometer temperature and Tsub is the underlying substrate 
temperature 
• Cth is the total heat capacity of the bolometer. The bolometer is composed 
of layers of individual material each with its own heat capacity 
• VdIdet = I2detR(T) is the bias power dissipated by the bolometer due to the 
applied bias. This term introduces a non-linear dependence on current and 
must be expanded in a Taylor series for linearization and small signal 
extraction by keeping only the first term and neglecting higher order 
terms. Thus this signal has no practical information content for the readout 
to process and is only used to set the DC operating point 
 







⎟ in the bolometer material multiplied by its heat 
capacity  is equal to the net energy that flowed into the bolometer structure; hence the 
total energy impressed upon the absorbing membrane multiplied by the time interval for 
that energy. Any heat loss mechanisms are offset (or cancelled) by any absorbed infrared 
thC
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radiation in the absorbing membrane. Thus the goal is to minimize as much as possible 
any thermal conducting paths which contribute to heat loss so that the absorbed infrared 
radiation alters the stored heat; hence the ∆T as seen in (A.1) and (A.2). The bias power 
VdIdet = I2detR(T) dissipated from the applied bias introduces non-linearity into (A.3) and 
does not admit closed form solutions. Therefore, (A.3) cannot be solved by ordinary 
linear methods until the analysis of the bolometer assumes a linear behavior; hence to 
perform a small signal analysis for changes occurring around some steady state bias 
power.  
 The mathematical derivations describing the physics of bolometer operation are 
not the focus of this thesis. The heat flow process is governed by the first order 
differential heat equation. In an effort to focus on the important features of readout 
circuits, the mathematics are kept to a minimum and only used to emphasize the small 
signal operation around a steady state operating point of the bolometer. The interested 
reader is referred to comprehensive resources [4, 21, and 22].  










τ = , and the sum of the particular solutions which originates from 
radiation sources, Ws, and the constant GmechTsub. The particular solution caused by 
GmechTsub is Tsub. The temperature response in the bolometer from absorbed input infrared 
radiation, Ws, follows a simple first order low pass filter with 3dB cutoff frequency of 
1
cω τ
⎛ ⎞= ⎜ ⎟
⎝ ⎠
. The temperature response caused by Ws (as a function of angular frequency) is 
seen in equation (A.4) assuming that the input infrared signal, Ws, is a sufficiently small 
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signal in magnitude (e.g. small signal changes in the steady state) which causes small 
temperature changes and small signal voltage or current changes as seen in (A.1) and 
(A.2). 
                      










                                           (A.4) 
Thus a small signal change in the bolometer due to a small temperature change in the 
bolometer  which is directly related to the scene temperature change for the circuit 
configurations of Figures A.3a and A.3b are respectively seem in (A.5). 
     det det
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∆ ∆⎡ ⎤ ⎡ ⎤
⎢ ⎥ ⎢ ⎥
∆ = − ∆ =⎢ ⎥ ⎢+ +⎢ ⎥ ⎢ ⎥
⎣ ⎦ ⎣ ⎦
6447448 6447448
τ ⎥
                 (A.5) 
Take for example the following situation: we have a 50 µm x 50 µm pixel with ≈10mechG
-7 
W/K, no transmission loss, and F/1 optics [21].  With a one degree (1000 mK) scene 
temperature change (which assumes the scene is a perfect black body7) and a pass band 
from 8 µm to 12 µm, we expect approximately a 10 mK change in bolometer temperature 
(the ratio of scene to bolometer change is 100:1). If the TCR = -2.5% and our desired 
resolution of scene temperatures is 20 mK, we see a 200 µK change in bolometer 
temperature.  Seen in (A.6) is the ratio of a small signal current or voltage change to an 
applied voltage or current bias.                  






α∆ ∆= ∆ = − ∆Tα
                                                
                                            
(A.6) 
 
7 A blackbody refers to an object that “perfectly” absorbs all incident radiation upon it and 
“perfectly” emits radiation energy 
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Equation (A.6) also indicates that temperature coefficient of resistance multiplied by the small 
change in bolometer temperature due to small change in scene temperature is 
4(0.025)(2 10 )T xα −∆ = or 5 parts per million.  
Take the situation for an uncooled bolometer operation at 300 K where the DC bias 
current ≈ 20 nA. Given the above information and using (A.2), we find that the change in current 
as a result of a 200 µK change in bolometer temperature with a 20 mK desired resolution will 







⎛ −×−=∆ µ . Thus the 
signal we want to integrate, the change in bolometer current, is  smaller than the DC 
background. As a note to the reader, the direct injection (input) transistor must operate in the 
subthreshold state to accommodate such small magnitude currents [3, 10, and 13]. 
52.0 10×
To reiterate, the term  has no practical use for signal processing and must be 
subtracted.  is the most important signal and contains quantitative scene temperature 
changes represented as changes in bolometer resistance. This thesis introduces a way to 
subtract  and thus integrating over an extended integration time, which 
ultimately improves the signal-to-noise ratio. This DC current subtraction method is 




Continuously “DC” Biased Bolometer Operation 
The detector is continuously biased so that a stable operating point is reached. 
Small temperature fluctuations in the observed scene induce equivalent temperature 
fluctuations around the bolometer operating point set by DC bias across the bolometer. 
We assume that the substrate which houses the readout circuitry is thermally stabilized to 
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some known temperature reference we will call Tsub (≈ 300 K). The following situation 
illustrates typical DC bias conditions. With no radiation present, the initial DC current 
that flows through the bolometer heats up the resistor (joule heating), altering the 
resistance and raising the bolometer temperature to Tdet. Therefore without absorbed 
infrared radiation, we have an initial temperature difference ∆T1 = Tdet - Tsub. Introducing 
infrared radiation will further raise bolometer temperature to ∆T3 = ∆T2 - ∆T1. Detector 
resistances (in this thesis) are valued on the order of 10-60 MΩ with typical detector 
biases from 1-3V. Typical current bias ranges from approximately 16 nA to 1 uA. Thus, 
power dissipation per-pixel is between 16 nW to 3 µW for typical array sizes of 120 x 
160 and 320 x 240. In this thesis, typical bias current ranges are from 1 nA to 50 nA with 
approximately 1 nW to 50 nW power dissipation per pixel. 





Figure A.4: 25 µm x 25 µm microbolometer array    

























      Figure A.5: Uncooled pixel element 

















   
 
Figure A.6: Uncooled imagery from a 120 x 160 long wave 










In summary, the chapter gave background on uncooled thermal imaging. Next, we 
discussed bolometer operation describing the importance of the tiny change in bolometer 
current signal, which related to a scene temperature change and also showed the DC 
signal carried no practical information. Finally, we explained the definition of DC bias 
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and described briefly amorphous silicon as the sensing material. The next chapter 
introduces the readout process and gives background on the different methods of 





























In conclusion, techniques for long wave infrared DC pedestal removal have been 
presented. Current skimming and charge subtraction are two effective means of 
eliminating the DC background signal to enable the read-out pixel to integrate for an 
extended period of time to reduce integrated noise bandwidth (of the bolometer) and thus 
to improve the signal-to-noise ratio.  
Future considerations for this study include the design of an adaptive skimming 
pixel, which would enable each pixel individually to self-calibrate itself for each frame. 
The challenges facing DC pedestal removal schemes for continuously biased uncooled 
bolometer arrays are available pixel area, power constraints, and noise mechanisms. To 
achieve low-cost and high-density (continuously biased) uncooled focal plane arrays for 
increased targeting ranges, current pixel sizes must be less than 28 µm x 28 µm. 
Therefore, considerable current skimming research must be focused on achieving very 
low output conductance in the smallest available area for the self-biased cascode 
composite transistor. Because of the highest capacitance per unit area from a MOS 
capacitor, charge subtraction may prove a more effective “skimmer” at smaller pixel 
designs than the self-biased cascode composite transistor. This thesis concludes with the 
accomplished objectives. 
 
• Developed and tested successfully appropriate scaling techniques for self-
biased cascode transistors. 
 
• Designed a novel long wave infrared per-pixel current skimming readout 
specifically for continuously bias uncooled bolometer focal plane arrays. 
 
• Achieved greater than 8 ms integration time in one of the first reported 
per-pixel current skimming readout approaches designed and intended for 
continuous bias uncooled infrared focal plane arrays. 
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Appendix B: 
Analog Layout Design Guide 
The following suggestions from [19] are intended to maximize performance 
for analog design.  
 
• Devices to be matched must have the same structure. 
 
• Devices should maintain the same operating temperature 
 
• Devices must have same physical size; (e.g. capacitors must have the same 
aspect ratio and transistors have the same W and L). 
 
• Layout must incorporate a minimum distance rule to “take advantage of 
spatial correlation of fluctuating physical parameters.” 
 
• Designs should implement common-centroid geometries used to cancel 
parameter gradients. 
 
• Identical orientation eliminates “dissymmetries” as a result of anisotropic 
etching in the manufacturing process. In particular, the channel currents 
(Ids) are parallel to achieve optimal matching. 
 
• Devices must have the same physical surroundings in the layout. For 
example a row of current mirrors will have dissimilar currents from the 
transistors on the ends. 
 
• Analog devices must use non-minimum geometries. This helps to reduce 
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Appendix C:  




*These parameters are extracted from the process corner wafers that are 
provided by AMI 
* DATE: May 22/02 
* Tech: AMI_C5N 
* LOT: T22Y_TT (typical)                  WAF: 3104 
* Temperature_parameters=Optimized  
.MODEL CMOSN NMOS (                                LEVEL   = 49 
+VERSION = 3.1            TNOM    = 27             TOX     = 1.39E-8 
+XJ      = 1.5E-7         NCH     = 1.7E17         VTH0    = 0.6696061 
+K1      = 0.8351612      K2      = -0.0839158     K3      = 23.1023856 
+K3B     = -7.6841108     W0      = 1E-8           NLX     = 1E-9 
+DVT0W   = 0              DVT1W   = 0              DVT2W   = 0 
+DVT0    = 2.9047241      DVT1    = 0.4302695      DVT2    = -0.134857 
+U0      = 458.439679     UA      = 1E-13          UB      = 1.485499E-18 
+UC      = 1.629939E-11   VSAT    = 1.643993E5     A0      = 0.6103537 
+AGS     = 0.1194608      B0      = 2.674756E-6    B1      = 5E-6 
+KETA    = -2.640681E-3   A1      = 8.219585E-5    A2      = 0.3564792 
+RDSW    = 1.387108E3     PRWG    = 0.0299916      PRWB    = 0.0363981 
+WR      = 1              WINT    = 2.472348E-7    LINT    = 3.597605E-8 
+XL      = 0              XW      = 0              DWG     = -1.287163E-8 
+DWB     = 5.306586E-8    VOFF    = 0              NFACTOR = 0.8365585 
+CIT     = 0              CDSC    = 2.4E-4         CDSCD   = 0 
+CDSCB   = 0              ETA0    = 0.0246738      ETAB    = -1.406123E-3 
+DSUB    = 0.2543458      PCLM    = 2.5945188      PDIBLC1 = -0.4282336 
+PDIBLC2 = 2.311743E-3    PDIBLCB = -0.0272914     DROUT   = 0.7283566 
+PSCBE1  = 5.598623E8     PSCBE2  = 5.461645E-5    PVAG    = 0 
+DELTA   = 0.01           RSH     = 81.8           MOBMOD  = 1 
+PRT     = 8.621          UTE     = -1             KT1     = -0.2501 
+KT1L    = -2.58E-9       KT2     = 0              UA1     = 5.4E-10 
+UB1     = -4.8E-19       UC1     = -7.5E-11       AT      = 1E5 
+WL      = 0              WLN     = 1              WW      = 0 
+WWN     = 1              WWL     = 0              LL      = 0 
+LLN     = 1              LW      = 0              LWN     = 1 
+LWL     = 0              CAPMOD  = 2              XPART   = 0.5 
+CGDO    = 2E-10          CGSO    = 2E-10          CGBO    = 1E-9 
+CJ      = 4.197772E-4    PB      = 0.99           MJ      = 0.4515044 
+CJSW    = 3.242724E-10   PBSW    = 0.1            MJSW    = 0.1153991 
+CJSWG   = 1.64E-10       PBSWG   = 0.1            MJSWG   = 0.1153991 
+CF      = 0              PVTH0   = 0.0585501      PRDSW   = 133.285505 
+PK2     = -0.0299638     WKETA   = -0.0248758     LKETA   = 1.173187E-3 
+AF      = 1              KF      = 0) 
* 
.MODEL CMOSP PMOS (                                LEVEL   = 49 
+VERSION = 3.1            TNOM    = 27             TOX     = 1.39E-8 
+XJ      = 1.5E-7         NCH     = 1.7E17         VTH0    = -0.9214347 
+K1      = 0.5553722      K2      = 8.763328E-3    K3      = 6.3063558 
+K3B     = -0.6487362     W0      = 1.280703E-8    NLX     = 2.593997E-8 
+DVT0W   = 0              DVT1W   = 0              DVT2W   = 0 
+DVT0    = 2.5131165      DVT1    = 0.5480536      DVT2    = -0.1186489 
+U0      = 212.0166131    UA      = 2.807115E-9    UB      = 1E-21 
+UC      = -5.82128E-11   VSAT    = 1.713601E5     A0      = 0.8430019 
+AGS     = 0.1328608      B0      = 7.117912E-7    B1      = 5E-6 
+KETA    = -3.674859E-3   A1      = 4.77502E-5     A2      = 0.3 
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+RDSW    = 2.837206E3     PRWG    = -0.0363908     PRWB    = -1.016722E-5 
+WR      = 1              WINT    = 2.838038E-7    LINT    = 5.528807E-8 
+XL      = 0              XW      = 0              DWG     = -1.606385E-8 
+DWB     = 2.266386E-8    VOFF    = -0.0558512     NFACTOR = 0.9342488 
+CIT     = 0              CDSC    = 2.4E-4         CDSCD   = 0 
+CDSCB   = 0              ETA0    = 0.3251882      ETAB    = -0.0580325 
+DSUB    = 1              PCLM    = 2.2409567      PDIBLC1 = 0.0411445 
+PDIBLC2 = 3.355575E-3    PDIBLCB = -0.0551797     DROUT   = 0.2036901 
+PSCBE1  = 6.44809E9      PSCBE2  = 6.300848E-10   PVAG    = 0 
+DELTA   = 0.01           RSH     = 101.6          MOBMOD  = 1 
+PRT     = 59.494         UTE     = -1             KT1     = -0.2942 
+KT1L    = 1.68E-9        KT2     = 0              UA1     = 4.5E-9 
+UB1     = -6.3E-18       UC1     = -1E-10         AT      = 1E3 
+WL      = 0              WLN     = 1              WW      = 0 
+WWN     = 1              WWL     = 0              LL      = 0 
+LLN     = 1              LW      = 0              LWN     = 1 
+LWL     = 0              CAPMOD  = 2              XPART   = 0.5 
+CGDO    = 2.9E-10        CGSO    = 2.9E-10        CGBO    = 1E-9 
+CJ      = 7.235528E-4    PB      = 0.9527355      MJ      = 0.4955293 
+CJSW    = 2.692786E-10   PBSW    = 0.99           MJSW    = 0.2958392 
+CJSWG   = 6.4E-11        PBSWG   = 0.99           MJSWG   = 0.2958392 
+CF      = 0              PVTH0   = 5.98016E-3     PRDSW   = 14.8598424 
+PK2     = 3.73981E-3     WKETA   = 5.292165E-3    LKETA   = -4.205905E-3  
+AF      = 1              KF      = 0) 
 
 
Extracted models from run T44L: IRCHIP2 
 
 
T44L SPICE BSIM3 VERSION 3.1 PARAMETERS 
 
SPICE 3f5 Level 8, Star-HSPICE Level 49, UTMOST Level 8 
 
* DATE: Jul  9/04 
* LOT: T44L                  WAF: 0102 
* Temperature_parameters=Default 
.MODEL CMOSN NMOS (                                LEVEL   = 49 
+VERSION = 3.1            TNOM    = 27             TOX     = 1.42E-8 
+XJ      = 1.5E-7         NCH     = 1.7E17         VTH0    = 0.6106006 
+K1      = 0.8791418      K2      = -0.0928691     K3      = 18.3613087 
+K3B     = -8.1787847     W0      = 1E-8           NLX     = 1E-9 
+DVT0W   = 0              DVT1W   = 0              DVT2W   = 0 
+DVT0    = 3.5655768      DVT1    = 0.3802648      DVT2    = -0.0874051 
+U0      = 452.6968866    UA      = 1.406301E-13   UB      = 1.618501E-18 
+UC      = 5.36169E-12    VSAT    = 1.802287E5     A0      = 0.5750334 
+AGS     = 0.1061895      B0      = 2.728576E-6    B1      = 5E-6 
+KETA    = -8.123787E-5   A1      = 4.190554E-4    A2      = 0.3323258 
+RDSW    = 1.06188E3      PRWG    = 0.0883334      PRWB    = 0.0315574 
+WR      = 1              WINT    = 2.308608E-7    LINT    = 7.347987E-8 
+XL      = 1E-7           XW      = 0              DWG     = -1.605516E-8 
+DWB     = 3.927415E-8    VOFF    = 0              NFACTOR = 0.4571776 
+CIT     = 0              CDSC    = 2.4E-4         CDSCD   = 0 
+CDSCB   = 0              ETA0    = 2.176689E-3    ETAB    = -8.669487E-5 
+DSUB    = 0.0553447      PCLM    = 2.4898877      PDIBLC1 = 1 
+PDIBLC2 = 2.156583E-3    PDIBLCB = -0.0394428     DROUT   = 0.9016259 
+PSCBE1  = 6.238215E8     PSCBE2  = 1.760403E-4    PVAG    = 0 
+DELTA   = 0.01           RSH     = 83.8           MOBMOD  = 1 
+PRT     = 0              UTE     = -1.5           KT1     = -0.11 
+KT1L    = 0              KT2     = 0.022          UA1     = 4.31E-9 
+UB1     = -7.61E-18      UC1     = -5.6E-11       AT      = 3.3E4 
+WL      = 0              WLN     = 1              WW      = 0 
+WWN     = 1              WWL     = 0              LL      = 0 
+LLN     = 1              LW      = 0              LWN     = 1 
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+LWL     = 0              CAPMOD  = 2              XPART   = 0.5 
+CGDO    = 1.97E-10       CGSO    = 1.97E-10       CGBO    = 1E-9 
+CJ      = 4.315315E-4    PB      = 0.9194059      MJ      = 0.4344423 
+CJSW    = 3.335714E-10   PBSW    = 0.8            MJSW    = 0.1985616 
+CJSWG   = 1.64E-10       PBSWG   = 0.8            MJSWG   = 0.1985616 
+CF      = 0              PVTH0   = 0.1570368      PRDSW   = 187.3761409 




.MODEL CMOSP PMOS (                                LEVEL   = 49 
+VERSION = 3.1            TNOM    = 27             TOX     = 1.42E-8 
+XJ      = 1.5E-7         NCH     = 1.7E17         VTH0    = -0.9836276 
+K1      = 0.5265664      K2      = 0.0213923      K3      = 4.4911263 
+K3B     = -0.6532905     W0      = 1E-8           NLX     = 1E-9 
+DVT0W   = 0              DVT1W   = 0              DVT2W   = 0 
+DVT0    = 2.6487289      DVT1    = 0.4862165      DVT2    = -0.0896609 
+U0      = 222.1424772    UA      = 3.307877E-9    UB      = 2.667897E-21 
+UC      = -5.80948E-11   VSAT    = 2E5            A0      = 0.8813584 
+AGS     = 0.1156322      B0      = 7.044894E-7    B1      = 3.350124E-6 
+KETA    = 4.719307E-4    A1      = 0              A2      = 0.3 
+RDSW    = 3E3            PRWG    = -0.0562354     PRWB    = -5.560433E-3 
+WR      = 1              WINT    = 2.962387E-7    LINT    = 9.667582E-8 
+XL      = 1E-7           XW      = 0              DWG     = -3.741786E-8 
+DWB     = 1.377762E-8    VOFF    = -0.0788978     NFACTOR = 0.6687895 
+CIT     = 0              CDSC    = 2.4E-4         CDSCD   = 0 
+CDSCB   = 0              ETA0    = 0.4372057      ETAB    = -0.0880016 
+DSUB    = 1              PCLM    = 2.1801812      PDIBLC1 = 0.0430345 
+PDIBLC2 = 3.544969E-3    PDIBLCB = -0.0720123     DROUT   = 0.2036798 
+PSCBE1  = 5.329158E9     PSCBE2  = 5E-10          PVAG    = 0.2660196 
+DELTA   = 0.01           RSH     = 106.9          MOBMOD  = 1 
+PRT     = 0              UTE     = -1.5           KT1     = -0.11 
+KT1L    = 0              KT2     = 0.022          UA1     = 4.31E-9 
+UB1     = -7.61E-18      UC1     = -5.6E-11       AT      = 3.3E4 
+WL      = 0              WLN     = 1              WW      = 0 
+WWN     = 1              WWL     = 0              LL      = 0 
+LLN     = 1              LW      = 0              LWN     = 1 
+LWL     = 0              CAPMOD  = 2              XPART   = 0.5 
+CGDO    = 2.72E-10       CGSO    = 2.72E-10       CGBO    = 1E-9 
+CJ      = 7.257637E-4    PB      = 0.9604987      MJ      = 0.4949935 
+CJSW    = 3.242689E-10   PBSW    = 0.99           MJSW    = 0.3345497 
+CJSWG   = 6.4E-11        PBSWG   = 0.99           MJSWG   = 0.3345497 
+CF      = 0              PVTH0   = 5.98016E-3     PRDSW   = 14.8598424 
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